

G.PULLA REDDY ENGINEERING COLLEGE (Autonomous) :: KURNOOL
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
TIME TABLE for the Academic year 2023-2024 with effect from 01-11-2023
VLSI & Embedded Systems(VLSI & ES)

CLASS : M.Tech - I semester(Scheme-2022)

LECTURE HALL: PG4

Day / Time	09.30 am - 10.30 am	10.30 am -11.30am	11.45 am - 12.45pm		1.30 pm - 2.30pm	2.30 pm - 3.30pm	3.30 pm - 4.30pm
MON	ADSD gvr	ESA gr	DVD dro	LUNCH BREAK	VTECH mmsr	ERPW asn	
TUE	DVD dro	VTECH mmsr	AES smsd		AES Lab smsd,gr		
WED	RM kr	ESA gr	AES smsd		ADSD gvr	LIB	LIB
THU	AVLSI Lab mmsr,gdp						
FRI	AES smsd	ESA gr	ADSD gvr		DVD dro	VTECH mmsr	RM kr
SAT							

Theory:

1 DVD	Digital VLSI Design	-----	dro
2 AES	Advanced Embedded Systems	-----	smsd
3 ADSD	Advanced Digital System Design Using Verilog	-----	gvr
4 VTECH	VLSI Technology (Professional Elective-I) Embedded System	-----	mmsr
5 ESA	Architecture (ESA) (Professional Elective-II)	-----	gr
6 RM&IPR	Research Methodology & IPR	-----	kr
7 ERPW(AC-1)	Audit Course - I (English for research Paper Writing)	-----	as

Faculty Member:

Smt D. Rohini
Dr .S.M.Shamsheer Daula
Dr G.V.R Sagar
Sri.M.Madhu Sudhan Reddy
Dr G. Ramesh
Sri K. Raju
Ms..A. Srinidhi
Sri.M.Madhu Sudhan Reddy, Smt G. Divya Praneetha
Dr .S.M.Shamsheer Daula,Dr G. Ramesh

Practicals

8 AVLSIL	Advanced VLSI Lab	-----	mmsr
9 AESL	Advanced Embedded Systems Lab	-----	smsd

Prepared by : Sri B. Siva Reddy

Verified by: HOD (E.C.E.)

Approved by :PRINCIPAL

